High-speed arithmetic coder/decoder architectures

The design of fast decoders using a novel interval tree search method is presented. The decoder can be modeled as a FSM (finite state machine), enabling the application of the look-ahead technique to achieve higher speeds. The look-ahead approach leads to slight degradation in performance, in terms ... View More