Neural network implementation using distributed arithmetic

Deals with the direct hardware implementation of trained neural networks and suggests a matrix-vector multiplier synthesis method which makes possible very efficient hardware realization. The full parallel, bit-serial architecture can be efficiently used for FPGA and ASIC implementations. The new ne... View More