An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system
Published in Computers & Electrical Engineering • Jan 13, 2009
NobleIDNI0P22W61R38S67
Authors:,,
Min He
Xiaolong Wu
S. Q. Zheng
Finding related papers...
Discussions
(0)No comments yet
Be the first to share your thoughts!