An implementation of high‐speed decoder for double‐error‐correcting binary BCH codes in programmable logic array chip

Abstract A new type of decoder for double‐error‐correcting binary BCH codes is presented. The simple and regular control clock signals of the decoder can be directly extracted from the line signals. The decoder needs only n clock cycles to decode one received word, where n is the block length of the... View More