Multiple-level logic simulation algorithm

An algorithm for the simulation of gate-level logic is presented. Multiple logic levels are used to describe the state of each node. Each state corresponds to a different voltage level, and the number of levels to be used for a simulation is user-defined. This feature simplifies considerably the int... View More