NobleBlocks
Public

Microprocessor power optimization through multi-performance device insertion

Published • Oct 26, 2004
NobleIDNI5P48W81R78S43
Authors:
Hans L. Yeager
,
M.J. Patyra
,
Romina Adriana Clamont Reyes

Abstract

A paradigm shift for multi-performance device insertion from optimizing product-level performance to total power is elucidated. The key limitations of a performance-based insertion methodology are reviewed, where an increase in standby current is sacrificed for an unobservable clock frequency gain. ...

Finding related papers...

Discussions

(0)

No comments yet

Be the first to share your thoughts!