High performance processor array for image processing
Published • May 1, 2007
Authors:,,
Péter Földesy
Ákos Zarándy
Csaba Rekeczky
Abstract
The ASIC implementation of a digital cellular visual microprocessor architecture is introduced. The processor array is constructed of simple, locally interconnected 8 bit microprocessors, operating in an extended SIMD mode. The processor array can be equipped with on-chip photo diode array, using 3D...
Finding related papers...
Discussions
(0)No comments yet
Be the first to share your thoughts!