Clusterable Cellular Visual Microprocessor

The performance of a cellular visual microprocessor ASIC and FPGA implementation is described. The architecture in general is composed of a regular sensor readout circuit array, prepared for 3D face-to-face type sensor integration, and one (or several cascaded) array(s) of customizable processors. T... View More