Efficient design rule checking using a scanline algorithm

Design rule checking of integrated circuits requires many operations which manipulate and test geometric figures. Closer examination often reveals that some effort is duplicated by different operations on the same mask data. The paper describes a scanline based design rule checker which structures t... View More