A Viterbi decoder architecture based on parallel processing elements

An architecture for a VLSI Viterbi decoder chip for digital radio systems with trellis-coded modulation based on multiplexing and interleaving of the convolutional code is presented. The architecture is shown to be well suited for a regular and modular chip design by using parallel processing elemen... View More