NobleBlocks

Research indexJournal article

Decrease of gate oxide dielectric constant in tungsten polycide gate processes

Cherng, Wulu, Yang and 1 other

IEEE Electron Device Letters1 May 1993

NobleIDark:/48914/w1/20260523/A60CE525DOI10.1109/55.215181

Paywalled

The full text is at the publisher

You can read the abstract here, or open it at the publisher.

Read at the publisher

Abstract

The gate oxide thickness for tungsten (W) polycide gate processes is studied, with tungsten silicide (WSi/sub x/) deposited either by chemical vapor deposition (CVD) or sputtering. For WSi/sub x/ deposited by CVD, it is found that the effective thickness of gate oxide as determined by CV measurement increases in all cases if the annealing temperature is 900 degrees C or higher. However, high-resolution transmission electron microscopy (TEM) measurement indicates that the physical thickness does not change after a 900 degrees C anneal. In this case, the dielectric constant of the gate oxide decreases by 7%. As the annealing temperature increases to 1000 degrees C, CV and TEM measurements give the same thickness and the decrease of the dielectric constant disappears. In contrast, for WSi/sub x/ film deposited by sputtering, annealing at 900 degrees C has no effect on the gate oxide thickness as measured by CV and TEM.< &gt;

Discussion

Citations

Topics

More

Suggest a correction or report