Interconnect-Efficient LDPC Code Design

In this paper, we present a new, hardware-oriented technique for designing Low Density Parity Check (LDPC) codes. The technique targets to achieve an interconnect- efficient architecture that reduces the area and delay of the decoder implementation while maintaining good error correction performance... View More