Time-Parallel Multi-Delay Logic Simulation

Multi-delay logic simulation may perform many logic simulations for each gate in the circuit during the simulation of a single input vector. Conventional event driven simulation will perform each of these gate-simulations as a separate operation, producing a single bit of information for each operat... View More