Buffer Reduction for Congestion Control during Timing Optimization

In very-large-scale-integrated (VLSI) circuit design, Performance, Power and Area (PPA) are three very important indicators. Especially in the process of power-related chip design, possible trade-offs between these three indicators must be considered. In this work, we have developed two algorithms, ... View More