Clock Optimization Techniques

In the ASIC design convergence, the clock tree synthesis is one of the critical phase. A good quality of clock tree synthesis will ensure easier timing convergence during post route phase. During design convergence phase, users may need to have multiple re-spins on placement optimization, clock tree... View More