Source Code Verification for Embedded Systems using Prolog
Published in arXiv (Cornell University) • Jan 3, 2017
NobleIDNI2P46W06R70S98
Authors:,,
Frank Flederer
Ludwig Ostermayer
Dietmar Seipel
Abstract
System relevant embedded software needs to be reliable and, therefore, well tested, especially for aerospace systems. A common technique to verify programs is the analysis of their abstract syntax tree (AST). Tree structures can be elegantly analyzed with the logic programming language Prolog. Moreo...
Finding related papers...
Discussions
(0)No comments yet
Be the first to share your thoughts!